This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| en:multiasm:papc:chapter_6_7 [2025/10/23 12:01] – [BMI1 and BMI2 Instructions] ktokarz | en:multiasm:papc:chapter_6_7 [2025/10/23 12:56] (current) – [BMI1 and BMI2 Instructions] ktokarz | ||
|---|---|---|---|
| Line 551: | Line 551: | ||
| </ | </ | ||
| - | The **blsmsk** instruction sets all lower bits below a first set bit to 1. It is shown in figure {{ref> | + | The **blsmsk** instruction sets all lower bits below a first bit set to 1. It is shown in figure {{ref> |
| <figure blsmsk_instr> | <figure blsmsk_instr> | ||
| Line 557: | Line 557: | ||
| < | < | ||
| </ | </ | ||
| - | BLSR Reset lowest set bit. | ||
| - | BZHI Zero high bits starting from specified bit position. | ||
| - | PDEP Parallel | + | The **blsr** instruction resets (clears the bit to zero value) the lowest set bit. It is shown in figure {{ref> |
| - | PEXT Parallel | + | |
| + | <figure blsr_instr> | ||
| + | {{ : | ||
| + | < | ||
| + | </ | ||
| + | |||
| + | The **bzhi** instruction resets high bits starting from the specified bit position, as shown in figure {{ref> | ||
| + | |||
| + | <figure bzhi_instr> | ||
| + | {{ : | ||
| + | < | ||
| + | </ | ||
| + | |||
| + | The **pdep** instruction performs a parallel | ||
| + | |||
| + | <figure pdep_instr> | ||
| + | {{ : | ||
| + | < | ||
| + | </ | ||
| + | |||
| + | The **pext** instruction performs a parallel | ||
| + | |||
| + | <figure pext_instr> | ||
| + | {{ : | ||
| + | < | ||
| + | </ | ||