Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| en:multiasm:papc:chapter_6_11 [2025/11/11 20:46] – [SSE4] ktokarz | en:multiasm:papc:chapter_6_11 [2025/11/11 21:39] (current) – [AVX] ktokarz | ||
|---|---|---|---|
| Line 336: | Line 336: | ||
| | 11 | Equal Ordered | check if the needle string is in the haystack string | | | 11 | Equal Ordered | check if the needle string is in the haystack string | | ||
| </ | </ | ||
| - | The detailed explanation of SSE4.2 string instructions behaviour together with illustrations can be found on ((https:// | + | The SSE4.2 string compare instructions are advanced, powerful means for processing byte or word strings. |
| - | An interesting description of a variety of x64 AVX instructions is available on website ((https:// | + | ===== AVX ===== |
| + | AVX is the abbreviation of Advanced Vector Extensions. The AVX implements larger 256-bit YMM registers as extensions of XMM. In 64-bit processors number of YMM registers is increased to 16. Many SSE instructions are expanded to handle operations with new, bigger data types without modification of mnemonics. The most important improvement in the instruction set of x64 processors is the implementation of RISC-like instructions in which the destination operand can differ from two source operands. A three-operand SIMD instruction format is called the VEX coding scheme. The AVX2 extension implements more SIMD instructions for operation with 256-bit registers. The AVX-512 extends the register size to 512 bits. An interesting, comprehensive | ||
