Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| en:multiasm:cs:chapter_3_1 [2025/11/28 08:23] – [Peripherals] ktokarz | en:multiasm:cs:chapter_3_1 [2025/11/28 09:02] (current) – [Buses] ktokarz | ||
|---|---|---|---|
| Line 28: | Line 28: | ||
| ===== Buses ===== | ===== Buses ===== | ||
| - | Processor, memory and peripherals exchange information using interconnections called buses. Although you can find in the literature and internet a variety of kinds of buses and their names, | + | The processor, memory and peripherals exchange information using interconnections called buses. Although you can find in the literature and on the internet a variety of bus types and their names, |
| - | **Address bus** delivers the address generated by the processor to memory or peripherals. This address specifies the one, and only one memory cell or peripheral register that the processor wants to access. The address bus is used not only to address the data which the processor wants to transmit to or from memory or peripheral. | + | **Address bus** delivers the address generated by the processor to memory or peripherals. This address specifies the single |
| - | <note info> If there is the DMA controller in the computer, in some circumstances it also can generate an address instead of the processor. Refer to the chapter with the DMA description. </ | + | <note info> If there is a DMA controller in the computer, in some circumstances, it can also generate an address instead of the processor. Refer to the chapter with the DMA description. </ |
| The number of lines in the address bus is fixed for the processor and determines the size of the addressing space the processor can access. For example, if the address bus of some processor has 16 lines, it can generate up to 16^2 = 65536 different addresses. | The number of lines in the address bus is fixed for the processor and determines the size of the addressing space the processor can access. For example, if the address bus of some processor has 16 lines, it can generate up to 16^2 = 65536 different addresses. | ||
| - | **Data bus** is used to exchange data between processor and memory or peripherals. The processor can read the data from memory or peripherals or write the data to these units previously sending their address with the address bus. As data can be read or written the data bus is bi-directional. | + | **Data bus** is used to exchange data between |
| - | <note info> In the systems with a DMA controller the data bus is utilised to exchange | + | <note info> In the systems with a DMA controller, the data bus is utilised to exchange data between memory and peripherals directly. Refer to the chapter with the DMA description. </ |
| The number of bits of the data bus usually corresponds to the class of the processor. It means that an 8-bit class processor has 8 lines of the data bus. | The number of bits of the data bus usually corresponds to the class of the processor. It means that an 8-bit class processor has 8 lines of the data bus. | ||
| - | **Control bus** is formed by lines mainly used for synchronisation between the elements of the computer. In the minimal implementation, | + | **Control bus** is formed by lines mainly used for synchronisation between the elements of the computer. In the minimal implementation, |
| The control bus can also include other signals specific to the system, e.g. interrupt signals, DMA control lines, clock pulses, signals distinguishing the memory and peripheral access, signals activating chosen modules and others. | The control bus can also include other signals specific to the system, e.g. interrupt signals, DMA control lines, clock pulses, signals distinguishing the memory and peripheral access, signals activating chosen modules and others. | ||
